Contact: Melissa Van De Werfhorst
University of California - Santa Barbara
Caption: The top schematic is a monolayer graphene sheet. The center schematic displays etched narrow/wide ribbons acting as semiconductor/metal. The bottom schematic is an all-graphene circuit after deposition and patterning of metal and gate dielectric.
Credit: UCSB Nanoelectronics Research Lab
Usage Restrictions: None
Related news release: Researchers advance scheme to design seamless integrated circuits etched on graphene