Graphic Showing Structured Placement Used to Wring out Optimizations in Chip Layout (image)

National Science Foundation

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.