Figure 1 (Working principle of the FPGA-accelerated decoder) (IMAGE)

Light Publishing Center, Changchun Institute of Optics, Fine Mechanics And Physics, CAS

Figure 1 (Working principle of the FPGA-accelerated decoder)

Caption

Schematic of the experimental setup: a spatial light modulator (SLM) generates tailored mode superposition. The MMF scrambles the field. A camera is used to capture the speckle patterns emerging from MMF, which is streamed to an on-board FPGA implementing the quantized CNN for real-time mode decomposition.

Credit

Qian Zhang, Yuedi Zhang et al.

Usage Restrictions

Credit must be given to the creator.

License

CC BY

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.