Figure 1. CMOS logic technology roadmap and potential of angstrom-scale 2D transistors (IMAGE)

Seoul National University College of Engineering

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.