Two-level inverter generating common-mode voltage (CMV). Voltage vector synthesis (b) Method-I (c) Method-II (d) Method-III (e) Proposed C-V3MPCC. (IMAGE)

CES Transactions on Electrical Machines and Systems

Two-level inverter generating common-mode voltage (CMV). Voltage vector synthesis (b) Method-I (c) Method-II (d) Method-III (e) Proposed C-V3MPCC.

Caption

Two-level inverter generating common-mode voltage (CMV). Voltage vector synthesis (b) Method-I (c) Method-II (d) Method-III (e) Proposed C-V3MPCC.

Credit

Rinki Roy Chowdhury

Usage Restrictions

Credit must be given to the creator. Only noncommercial uses of the work are permitted.

License

CC BY-NC

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.