Graph of Microelectronics Failure Rates from Single Event Upsets (IMAGE)
Caption
This graph shows estimated failure rates from single event upsets at the transistor, integrated circuit and device level for the last three semiconductor architectures.
Credit
Bharat Bhuva, Vanderbilt University
Usage Restrictions
None
License
Licensed content