Schematic Illustration of the Hysteresis Loops (IMAGE)

Science China Press

Schematic Illustration of the Hysteresis Loops

Caption

This is a schematic illustration of the hysteresis loops of a crack width versus (a) the applied displacement under a constant applied electric voltage, and (b) the applied electric voltage under a constant applied displacement.

Credit

©Science China Press

Usage Restrictions

None

License

Licensed content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.