The New Transceiver Measures Only 3mm X 4mm (IMAGE)
_Tokyo Institute of Technology
Caption
The proposed chip, fabricated in a standard 65-nanometer CMOS process, takes up a total area of just 12 mm2.
Credit
Atsushi Shirane
Usage Restrictions
None
License
Licensed content
Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.