Figure 1. Photograph of a Chip Containing the Proposed PLL (image)

Tokyo Institute of Technology

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.