Figure 3b Scanning electron micrographs of a device, showing the various gates used to define the 1D wires (Part 2) (IMAGE)

University of Cambridge

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.